Shopping security
Introduction :
CD4027 - Dual JK Flip Flop monolithic complementary MOS (CMOS) integrated circuits constructed with N- and P-channel enhancement mode transistors.
Each flip-flop has independent J, K, set, reset, and clock inputs and buffered Q and Q outputs. These flip-flops are edge sensitive to the clock input and change state on the positive-going transition of the clock pulses.
Set or reset is independent of the clock and is accomplished by a high level on the respective input.
All inputs are protected against damage due to static discharge by diode clamps to VDD and VSS.
Features :
Ships within 48 hours · Estimated delivery Jun 28 - Jul 3
US$40
Get nowSign up to your membership to get coupons up to
15%
Get nowOpportunity to enjoy order discount up to 15% off
Top-Converting Item to Boost Your Average Order